Abstract -A low power Test
INTRODUCTION
With the immense ongoing technological developments in Very Large Scale Integration (VLSI) domain has led Application Specific Integrated Circuit (ASIC) design technology to increase density of gates per Integrated circuit(IC) and the processing speed of the Integrated circuit with limited area and low power consumption. As the design density increases the need for testability of Integrated circuit design has become mandatory. Designing and testing of very large Integrated circuit designs can be carried out with the Electronic Design Automation (EDA) software tools. The testing of Integrated Circuits with random test patterns will result in high power d issipation in test mode wh ich is hazardous to functionality of integrated chip [1] . The pro mising solution to reduce power dissipation is low power testing methodology.
Various authors have carried their research in optimizing Test Pattern Generator design to reduce the power consumption by Circu it under Test while testing for stuck at faults. A Lo w Transition Galios Linear Feedback Shift Register (LT -GLFSR) co mposed of modified GLFSR to reduce transitions in Circuit under Test (CUT) as compared to standard Linear Feedback Shift Register (LFSR) and Galios Linear Feedback Sh ift Register (GLFSR) presented in [1] , [4] .
Reference [3] reveals a low power test pattern generator design combines a gray counter and Read Only Memory (ROM) to produce low power patterns acting on CUT, resulting 52% reduction of dynamic power consumption.
Reference [2] , presents a new low power LFSR for Built in Self Test (BIST) that utilizes bit swapping technique to reduce transitions inside CUT, exh ibit ing 27.48% reduction in dynamic power consumption than compared to standard LFSR. The design was simu lated using Cadence Electronic Design Automation (EDA) tool in 180n m technology.
The Low Transition Random Test Pattern Generator (LT-RTPG) reduces switching activity of CUT by reducing transitions during scan testing is presented in [5] , [6] , [7] . Various other low power TPG arch itectures are proposed for scan inserted Built In Self Test (BIST) are presented in [8] , [9] , [10] and for fu ll scan operation mode in [11] , [12] .
The lo w power test pattern generator presented in [13] depicts cellular automata TPG architecture that reduces the test power in combinational circu its. The low-power test pattern generator based on a modified LFSR is proposed in [14] , [16] . Th is modified LFSR arch itecture adds weights to the vectors, decreases power consumption and increases fault coverage. A low power BIST for data path architecture, built by utilizing mu ltip lier and accumu lator pairs, is proposed in [15] .
The presented work proposes a low power Test Pattern Generator (TPG) to reduce the dynamic power consumed by Circuit under Test (CUT). The proposed design is designed and simulated using industry standard Cadence simu lator and Cadence RTL co mpiler to validate its correct functionality and Automatic Test Pattern Generator (ATPG) EDA tool is used to attain 100% Fau lt Coverage of CUT in 90n m technology. The design technique increases the correlation between successive test patterns to slenderize switching activity in Circuit under Test (CUT) which in turn decreases overall dynamic power consumption of CUT during test mode.
The next section briefly describes the overall flow of the steps involved or the work presented in this paper. Further the third section reveals the key idea/technique behind generating low-power test vectors. This technique is modeled into a logical architecture in fourth section, and it also reveals the concept of generating control signals involved in generating low power vectors. The low power architecture is then implemented using ASIC (Application Specific Integrated Circuit) design approach and the implementation, RTL Schematic, simu lation and power consumption results are depicted in fifth section. Finally the overall work flow is concluded in the last section.
II. METHODOLOGY
The low power pattern generation technique is embedded onto an LFSR to create the proposed low power Test Pattern Generator (TPG). The design and power consumption report of the Conventional LFSR and proposed low power Test Patterns Generator (LP-TPG) is obtained using industry standard Cadence RTL compiler tool.
The proposed low power Test Pattern Generator (TPG) design increases the correlation between test patterns to reduce the primary inputs (PIs) switching activities wh ich eventually scale down the transitions inside the Circuit under Test (CUT), and hence power consumption.
Thereafter the test pattern generated by both Conventional LFSR as well as lo w power Test Patterns Generator (TPG) designs are made to run on Circuit under Test (CUT) indiv idually. C432 International symposium on Circuits and Systems (ISCAS 84) benchmark circu it is chosen as Circuit under Test (CUT) in order to obtain its power consumption during test mode. Fu rther fault simulat ion is performed on Circuit under Test (CUT) upon deploying low power test patterns at its Primary Inputs (PIs); this process is again iterated on CUT with standard LFSR pattern to obtain desired fault coverage.
III. LOW POWER PATTERN GENERATION TECHNIQUE
The intent behind generating low power pattern is to reduce total number of bit flips between successive test patterns which avoids maximu m transitions at the inputs of Circuit under Test (CUT) leading to slenderize switching activity inside CUT. The technique implies LFSR with an additional circuitry is utilized to accomplish the generation of low power test vectors by inserting intermediate patterns between successive test vectors.
Let's assume that P i = { b This process starts with the generation of vector P i2 in between P i and P i+1 and it is generated by placing first half of P i at first part of P i2 and second half of P i+1 at the second part P i2 . The test vector P i1 is generated between P i and P i2 . It is produced by positioning first half of P i at first part of P i1 and second part is developed by comparing second half part P i with P i2 , if b its are similar then same bits will be retained otherwise last bit of
Similarly P i3 is produced between P i2 and P i+1 , first half is placed by co mparing first half of P i2 with first half of P i+1 and the second half is positioned by second half of P i+1 . The above fig. 1 depicts a 16 bit lo w power test patterns that have not more than four t ransitions between successive test vectors.
IV. DESIGN OF LOW POW ER TEST PATTERN GENERATOR
The low power pattern generation algorithm depicted in section 3 is coded using Hardware Descriptive Language (HDL) labeled Verilog with initial seed vector loaded as pre-in itial stage to the TPG. 
Design of Finite State Machine
The state machine depicted in fig 4 incorporates four states to produce control signals to drive TPG to generate low power vectors are explained as follows: State 2 : At the second stage FSM produces (en1 = 0, en2 = 0, sel1 = 1, sel2 = 0). With en1 and en2 in active low state, the LFSR remains idle by outputting previous stored values. The sel1 signal outputs first half of P i and sel2 signal tends MUX to compare the present bit value with the previous bit value; if the bits are similar, present bit value is outputted otherwise last bit of P i is omitted to the output of TPG (P i1 vector is produced). fig. 4 .
Similarly standard Linear Feedback Shift Register (LFSR) netlist is generated using the aforementioned timing constraints. Fig. 4 and fig.5 depicts the netlist generated for low power Test Pattern Generator (TPG) and standard Linear Feedback Sh ift Register (LFSR) respectively.
Further the low power patterns are fed as an input to the primary inputs of the CUT (Circuit Under Test), the switching activit ies inside the CUT is du mped in to an EVCD (Extended Value Change Du mp) file which is read as the test vectors by ATPG (Automatic Test Pattern Generator) Tool in order to obtain fau lt coverage for CUT. Similarly the EVCD file is generated fo r CUT using conventional test patterns, and again iterated for CUT`s Fau lt Coverage upon applying conventional test vectors. 
Simulation and Power Results
The simulat ion waveforms validate the correct functionality of the 36 bit low power Test Pattern Generator (TPG) depicted fig. 6 . The 36 b it wide patterns Generated by lo w power Test Pattern Generated (TPG) are shown below fig. 6 . These 36 bit wide patterns are fed to the primary inputs of the Circuit Under Test (CUT) to detect the stuck-at faults inside the circuit under test. The reported power consumption estimation depicted in fig. 7 and fig. 8 , that are the snapshots obtained after synthesis of the designs reveals that the power consumption of the low power Test Pattern Generator (TPG) is slenderized by 93% than co mpared to standard Linear Feedback Shift Register (LFSR). The comparison results of low power Test Pattern Generated (TPG) and Linear Feedback Sh ift Register (LFSR) are tabulated in table 2 which emphasizes significant reduction in the power consumed by low power Test pattern Generator than compared to Linear feedback shift Register. Further the test vectors generated at the output of lo w power Test pattern Generator are deployed on CUT to dump Extended Value Change Du mp (EVCD) file. Th is EVCD file consists of switching activity information of each and every node and nets of the Circu it Under Test (CUT). Thereafter generated EVCD file is read by the Automatic Test Pattern Generator (ATPG) tool as test vectors to test the CUT for stuck-at1 or stuck-at 0 faults in it. Similarly the above procedure is iterated for conventional Linear Feedback Sh ift Reg ister outputs to obtain another (Extended Value Change Du mp) EVCD file in order to test CUT using conventional LFSR test vectors. The proposed Test Pattern Generator (TPG) has been designed and imp lemented using EDA tools. The low power test patterns generated are co mposed of reduced number of bit flips between successive vectors which in turn reduced switching activities inside CUT and cent percent Fault Coverage (FC) is obtained by performing fault simu lation of CUT. Hence the presented effective low power Test Pattern Generator consumes less power and also reduces the dynamic power consumed by CUT than compared to standard LFSR. 
